Efficient power consumption and energy dissipation in embedded devices and modern processors is becoming increasingly critical due to the limited energy supply available from the current battery technologies. It is vital for chip architects, circuit, and processor designers to evaluate the energy per access, the power consumption and power leakage in register files at an early stage of the design process in order to explore power/performance tradeoffs, and be able to adopt power efficient architectures and layouts. Power models and tools that would allow architects and designers the early prediction of power consumption in register files are vital to the design of energy-efficient systems. This paper presents a Radial Base Function (RBF) Artificial Neural Network (ANN) model for the prediction of energy/access and leakage power in standard cell register files designed using optimized Synopsys Design Ware components and an UMC 130 nm library. The ANN model predictions were compared against experimental results (obtained using detailed simulation) and a nonlinear regression-based model, and it is observed that the ANN model is very accurate and outperformed the nonlinear model in several statistical parameters. Using the trained ANN model, a parametric study was carried out to study the effect of the number of words in the file (D), the number of bit in one word (W) and the total number of Read and Write Ports (P) on the values of energy/access and the leakage power in standard cell register files.
Introduction
Reducing the energy consumption of modern processors is critical to the extension of battery life time in portable devices. Various studies have shown that register files are major consumers of energy in modern processors [1] [2] [3] . Different architectures and techniques have been proposed in the literature [4] [5] [6] [7] [8] [9] where the primary objective was to optimize the energy consumption of register files. Hence, there exists a justifiable need for the accurate power modeling of these components taking into consideration the current nanometer processing technologies. Different modeling techniques have been discussed in the literature but mostly assuming micrometer technologies; a discussion of the various modeling approaches and their advantages and shortcomings can be found in [10, 11] .
In recent years, there has been a great advancement in the field of ANN, both from theoretical and applications points of view. ANN has been used in classification, pattern matching, pattern recognition, optimization and control-related problems. In electrical engineering, neural networks have been used to solve a wide variety of VLSIrelated problems [12] [13] [14] [15] [16] . A neural network (NN) approach for modeling the time characteristics of fundamental gates of digital integrated circuits that include Iinverters, NAND, NOR, and XOR gates is discussed in [2] . The modeling approach presented in the article is technology independent, fast, and accurate, which makes it suitable for circuit simulators. The application of an artificial neural network (ANN) to the study of the nanoscale CMOS circuits is presented in [13] . A novel method of testing analog VLSI circuits, using wavelet transform for analog circuit response analysis and artificial neural networks (ANN) for fault detection is proposed in [14] . Power consumption using neural network of analog components at the system level is discussed in [15] . The method provides estimation of the instantaneous power consumption of analog blocks. In [16] , the authors proposed an ANN-based approach for modeling performance of nano-scale CMOS Inverters. The inputs to the network are the channel width of the PMOS and NMOS transistors and the load capacitor. The outputs are rise time and fall times of the output, inverter switching point, and average power consumption.
In this work, we propose the use of neural networks in   
modeling energy/access and leakage power of standard cell based register files designed using 130 nm technologies. Three parameters that influence the power consumed by a register file, namely, the number of words in the register file (Depth), the number of bits in one word (Width), and the total number of Read and Write Ports (Port) are used as inputs to the ANN. The output parameters of the ANN are the energy/access and the leakage power. To the best of the authors' knowledge this is the first work that attempts to create power models for register files using ANN.
Background
In their work, Praveen and others [10] , used low level simulation that takes into account the layout details as well as detailed transistor characterization provided by a standard cell library to collect data on the power consumption of various structures of register files. They used optimized Synopsys Design Ware components from the UMC 130 nm library to design various register files structures. Layouts were generated for register files with a varying number of ports ranging from 3 to 12, a depth that varies from 4 to 64 words, and a width that varies from 8 to 128 bits. All these combinations of register files were designed; patristic capacitances in the routing wires and gate capacitances of each transistor were extracted from the layouts. The extracted netlist was then simulated using ModelSim with different switching activity factors to obtain power estimates. After completing over 100 register file design for the 130 nm technology node, the dynamic and leakage energy of each design was tabulated. Curve fitting was performed on each variable using register file depth, width, number of ports as well as the activity factor as independent input variables. For the designs it is assumed that each of the ports of the register file is driving a load of F04. To a first degree of approximation and to keep the problem tractable, the authors assumed that the energy/access scales linearly with the Hamming Distance between consecutive read/ written words. The assumption is validated using different Hamming Distances. Equations (1) and (2) below are the derived model equations, where Energy/Access and Leakage power are the subjects of the two equations respectively; the authors in [10] referred to it as the Empire Model. For a complete description of the steps taken to arrive to this model, readers are referred to [10] .
    
In the equations above: D represents the number of words in the file, W represents the number of bit in one word, P represents the total number of ports (read and write), HD is the total number of bits that switch (either from 1 to 0 or from 0 to 1) on the data and address lines from one read/write cycle to another.
To validate the curve-fitted formulae described by Equations (1) and (2), they were compared against results obtained using low level detailed implementations. It is reported that the Empire models exhibit on average about 10% error when compared to the values obtained using detailed simulation.
In this work, data sets obtained from detailed simulation using the power estimation framework proposed in [10] were used to train and test the proposed ANN model. The performance of the ANN model is compared with results obtained using Empire model, as well as power measurements obtained using detailed low-level design simulations of the register files.
Neural Network Model and Architecture
The field of Artificial Neural Networks is one of the main branches of artificial intelligence that found many applications in several engineering disciplines. ANNs are processing elements that are capable of learning relationships between input and output and they can be used for classification, prediction, clustering and function approximation, among others. Several neural network architectures with different learning algorithms such as backpropagation were used over the years. In general, an ANN consists of massive parallel computational processing elements (neurons) that are connected with weighted connections and have learning capability that simulates the behavior of a brain [17] . The network weights and the network threshold values are initially set to random values and new values of the network weights and bias values are computed during the network training phase. The neurons output are calculated using Equation (3) below:
where y i is the output of the neuron i, x j are the input of j neurons of the previous layer; value, w ij is the neuron weights, b j is the bias for modeling the threshold; and F is the transfer or activation function [17, 18] . The transfer function also known as the processing element is the portion of the neural network where all the computing is performed. The activation function maps the input domain (infinite) to an output domain (finite). The ANN Error (E) for a given training pattern i is given by Equation (4):
validate the performance of the network by comparing its outputs with the values reported from the detailed simulation of the register files design. Table 1 shows the range of maximum and minimum values of the training and testing data sets that is used in this study. The ranges of Energy/Access and Leakage Power indicate the minimum and maximum values reported from detailed simulation results within each selected category. Initial random values are used for the weight of the neural network and different learning rates (step sizes) were used for the different layers of the RBF neural network. The learning rate used for the first and second hidden layers is 1.0 and for the output layer is 0.1. A momentum factor of 0.7 was used for the model all through. The total number of data items used for training the neural network is 60, and the number of data items used for testing the neural network is 20. The neural network was trained 20 times with 2000 epochs in each training cycle and the average performance was recorded. The average minimum normalized mean square error (NMSE) for the training data was 0.00045 with standard deviation of 0.00019.
where j O i is the output and j T is the target. For a thorough discussion of neural network theory and applications readers are referred to [17] .
The Radial Basis Function (RBF) ANN together with the Gaussian activation function, and the Multi-Layer Perceptron (MLP) together with the hyperbolic tangent (tanh) activation function are among the most widely used feed-forward universal approximators. In this study a hybrid of these two universal approximators is used. Specifically, a RBF ANN topology with one additional hidden layer and 15 neurons (processing elements) in first hidden layer, and four processing element in the second hidden layer are used. The RBF neural network has a Gaussian activation function in the first hidden layer while the additional hidden layer has a tangent hyperbolic (tanh) activation function and the output layer has a bias axon activation function as shown in Figure 1 . The performance of this combination of activation functions for the data set used in this work proved to outperform the standard RBF or standard MLP, when used separately.
Results and Discussions
In this section we discuss results of power estimates obtained using the following:
As depicted in Figure 1 , the neural network architecture used in this study, has one input layer, two hidden layers and one output layer. The input layer consists of three nodes, mainly, the number of words in the register file Depth (D), the number of bits in one word Width (W), and the total number of Read and Write Ports (P). The output layer of the ANN consists of two nodes which are the energy/access, and the leakage power as shown.
The data collected from the detailed simulation runs is divided into two categories referred to as the training data, and the test data. The training of the network is conducted using the training data set. The test data is used to The ANN model was trained using 60 data sets, and for verification the trained ANN model is tested on 20 randomly selected testing data sets. Tables 2 and 3 show the performance indicators of the 20 testing samples for the two outputs (Energy/Access and Leakage Power) respectively. As shown in Table 2 , for the Energy/Access, the normalized mean square error (NMSE) obtained is 0.05951 and the correlation co-efficient (r) is 0.97445, while from Table 3 
Parametric Study
To further compare the performance of the Empire model and the ANN model in predicting the Energy/Access and the Leakage Power, we varied the input parameters (width, ports, and depth) and computed the resulting outputs. Table 3 .
From the aforementioned analysis of results and validation of the ANN model, it is evident that the proposed ANN model can be used to provide designers with representative estimates of the energy/access and the leakage power of a perceived register file design before committing to silicon. The energy/access and the leakage power are shown in Figures 6 and 7 for all the register file designs used in this study assuming 130 nm technology and a supply voltage of 1.2 V.
Conclusions
Register Files are becoming a major source of power dissipation in processor cores impacting the limited energy budget provided by batteries in portable devices. It is impractical to delay design decisions that impact the power consumption of a processor till the back-end design phase. It is becoming imperative that designers should be able to explore architectural tradeoffs at an early stage of the design cycle.
In this paper, we proposed a novel neural network model for estimating energy and leakage power in register files. The model is simple and efficient and can be used to provide estimates that are close to those expected when detailed and time consuming simulation is performed. The model is validated by comparing its results to those produced by low level simulation, as well as by comparing it to the recently reported Empire model [10] .
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